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Abstract-Resistive memory, also known as memristor, is an 
emerging potential successor to traditional CMOS charge based 
memories. Memristors have also recently been proposed as a 
promising candidate for several additional applications such 
as logic design, sensing, non-volatile storage, neuromorphic 
computing, Physically Unclonable Functions (PUFs), Content­
addressable memory (CAM) and reconfigurable computing. In 
this paper, we explore three unique applications of memris­
tor technology based implementations, specifically from the 
perspective of sensing, logic, in-memory computing and their 
solutions. We review solar cell health monitoring and diagnosis, 
describe the proposed solutions, and provide directions in 
memristive gas sensing and in-memory computing. For the 
gas sensor application, in order to determine the number 
of memristors to ensure a certain level of accuracy in sen­
sitivity, a technique to optimize the sensor array based on 
an acceptable sensitivity variation and minimum sensitivity 
margin is presented. These "out-of-the-box" emerging ideas 
for applications of memristive devices in enhancing robustness 
and, at the same time, how the requirements of robust design 
are enabling unconventional use of the devices. To this end, the 
papers considers some examples of this mutual interaction. 
Index Terms-memristor, logic design, resistive RAM, gas 
sensor. 
I. INTRODUCTION
Memristors (a portmanteau for Memory Resistors) were 
initially theorized by Leon Chua in 1971 [1] based on 
symmetry considerations in circuits theory, to link magnetic 
flux <I> and charge q. In 2009 a first physical implementation 
based on Ti02 of the memristor has been proposed by 
researchers at HP [2]. First fabricated memristive device 
is mainly composed of Ti02 , and it is divided into two 
regions: one containing Ti02 without any doping called the 
"undoped region", and the other containing O! vacancies 
called the "doped region'. The doped region has a width of 
w (which is considered as the "state variable", as its value 
determines the device logic state) and has low resistance. 
The undoped region, on the contrary, has high resistance. 
As a consequence, the total resistance of the device is 
the combination of those two resistors. When the doped 
region width w reaches the full length D of the device, the 
memristor will have the lowest resistance RoN and this state 
is called state-I [2]. On the other hand, the undoped region 
that has a with of D will lead to the highest resistance RoFF 
of the device, implying that memristor is in state-0. Figure 1 
shows the 1-V characteristics memristor. It can be seen that 
state ON has low resistance state (high slope) and state OFF 
has high resistance state (low slope). Voltages 'VSET' and 
'VRESET' are the threshold voltages to switch memristor 
to state 'ON' and 'OFF' respectively. For example, if the 
memristor is initialized as state 'OFF', a voltage 'VSET' 
can switch it to state 'ON', if memristor is on state 'ON', 
a voltage 'VRESET' can turn it to state 'OFF'. The device 
can be in other possible states as well, that is in between 
'ON' and 'OFF' based on the amount current that passes 
through it. While some doubt have been raised about the 
actual connection between the HP model and Chua's [3] 
nonetheless memristors (and in general Resistive Devices 
such as Resistive RAMs) are raising a growing interest 
in the research community and several applications have 
been proposed. Clearly the first straightforward application 
to memristors was to make them the base for new Non­
Volatile-Memory devices [2] [4] [5]. Also Neuromorphic 
Computing has been considered as a memristor change of 
resistance could be leveraged to implement programmable 
synaptic weights in an Artificial Neural Network [6]. 
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Fig. 1: I-V Characteristic of Memristor 
Memristors have, however, unexplored potential to shift 
the paradigm for several other applications. Recent works 
from the authors show how memristors could be embedded 
in a solar cell array [7], furthermore it can be used for 
sensing in memroy [8], and finally in the case of a new 
Logic in memory paradigm [9]. 
This paper is a summary of the research that was carried 
out and mainly involves looking into three application areas 
using this device such as solar cell array health monitoring, 
memristive gas sensing and in-memory computing and as­
sessing their ability towards doing so. The rest of this paper 
is organized as follows: Section II reviews methods to detect 
faults in a solar cells array using memristors, Section III 
explores how memristive sensor arrays could be used for 
gas sensing. A design paradigm that allows implementing 
logic-in-memory with memristors is discussed in Section IV. 
Finally, Section V discusses an outlook of conclusion and 
future work. 
II. MEMRISTORS FOR SOLAR CELL ARRAY HEALTH
MONITORING 
To monitor the status of a PY array we capture the 
state change behavior of TiO2 based memristor device. 
This TiO2 based memristor could be embedded inside a 
photovoltaic array (Dye-sensitized solar array [10]) because 
the fabrication process is identical for both photovoltaic 
cell and memristor device. This time analysis of memristor 
device provides valuable information for behavior of the 
system under measurement both in terms of power generated 
in normal conditions, and for fault detection. A photovoltaic 
(PV) cell or solar cell is a device that converts solar energy 
(photons) in to DC supply. The circuit for an ideal solar 
cell modeled by a current source with a parallel connection 
of diode, but for the practical device a shunt resistance and 
a series resistance component are added. Fig. 2 shows the 
equivalent circuit for the DSC solar cell. 
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Fig. 2: Equivalent circuit of a PY cell. 
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voltage of 708.67m V and the short circuit current of 15mA. 
Behaviour of the memristor were characterized by switching 
the device from high impedance state to low impedance 
state. Initially, we set our TiO2 based memristor into the 
high resistance state, then we triggered this by the dye­
sensitized solar cell configuration. In Fig. 4a, curve 1 (single 
solar cell setup) and curve 2 ( configuration of four series 
connected solar cells) show the variation in current flow 
through the memristor with respect to the time. This ini­
tial variation in current with respect to time represent the 
switching mechanism for the device from high resistance 
state to the low resistance state. After certain time interval 
current goes saturate which shows the minimum current 
required to switch the memristor from one stable state to 
the another stable state. The time taken by the memristor 
device is l.98ms and 0.29ms for the single solar cell setup 
and the configuration of four series connected solar cells 
respectively. The output current of the series connected cell 
is higher than the single cell configuration, which also shows 
the faster switching as compared to the single solar cell 
setup. 
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Fig. 4: (a) Simulation results: curve 1 is for single solar cell setup 
and curve 2 for series configuration of solar cell setup. (b) Effect 
of solar cell degradation and faulty cell on 1-V Curve. 
The output power and current of the solar cell is related 
to the irradiance, (i.e. the amount of solar power per unit are 
that is shining on the array itself) and this is modeled by the 
R 
(a) 
R the h value in the Fig. 2. Therefore, while in the following 
we will use this mechanism to detect degradation and faults 
in the array, it is worth noticing that the memristor switch 
time could be used to provide an runtime estimation of the 
power output of the array in nominal operating conditions. 
(b) 
Fig. 3: Schematic of experimental circuit with memristor element: 
(a) single solar cell setup. (b) series configuration of four solar
cells.
As an example of this approach, in the following, we 
analyze various configuration of solar cell arrangements: 
single and four series connected solar cells with a memristor 
element. The configurations are shown in Fig. 3a and 3b 
respectively where is added a small wire resistance. In 
our simulations, a healthy dye solar cell has open circuit 
Degradation of solar power plays a crucial role in the 
PV system. Solar cell experience degradation due to the 
unavoidable circumstances like UV exposure, thermal cy­
cling, damp heat, humidity freeze and weather cycle. This 
degradation may cause faults in the system or responsible 
for the system failure. We consider the family of defects in a 
cell that results in one of the solar cells is stuck permanently 
not healthy or partially healthy and full degradation or 
partial degradation cell voltage/current generated [11]. These 
faults can be categorized are as ground fault, open-circuit 
(OC) and short circuit (SC) fault in the solar cell. We also 
TABLE I: Time Analysis for the state change behaviour of 
memristor device for various source of current generators. 
Solar cell current Solar cell power Time (ms) generator (mA) generation (W) 
0 0 Infinite 
1 24.975µ Infinite 
1.765 77.800µ 38.76 
5 624.375µ 5.97 
8 1.598m 2.99 
10 2.496m 2.21 
12 3.566m 2.15 
15 (Healthy Cell) 5.320m 1.98 
TABLE II: Time Analysis for the state change behaviour of 
memristor device for faulty cell in the series combination of the 4 
cells. 
No of faulty cell Time (ms) in the series combination of 4 cell configuration 
1 0.35 
2 0.63 
3 1.98 
analyzed the state change behaviour of memristor device 
for various cases of unhealthy and faulty cells. Fig. 4b 
shows current-voltage characteristics and Table I shows the 
corresponding numerical data for various current generator 
and corresponding maximum output power for the solar cell. 
Curve 1 (solar cell current generator for 15mA) represents 
the behaviour for healthy cell and have maximum output 
power is 5.320mW. Curve 2-6 (solar cell current generator 
for 12mA to 1.765mA) show the degradation in the maxi­
mum output power for the solar cells, are considered as a 
unhealthy solar cell. Curve 7 represents the solar cell current 
generator for lmA and switching time for the memristor 
device is infinite and this cell considered as a faulty solar 
cell. From these results as shown in Table I, we conclude 
that switching time for the memristor device increases as the 
generated power by the solar cell decreases. this shows that 
switching time for unhealthy cells is more than the healthy 
cell. If generated maximum power for solar cell is lower 
than 77.8µW, memristor device is unable to change their 
state and considered as a faulty cell. 
Ill. RELIABLE SENSING WITH PROCESS VARIATION 
AWARE MEMRISTOR ARRAY 
Recent research demonstrated gas sensing properties of 
memristive devices [8]. The structure of a typical TiO2-
based memristor is as shown in Fig. 5a [12], [13]. The 
overall resistance of the memristor is determined by the 
resistance Roff of an undoped region, TiO2, and Ron of 
a doped region region, TiO2_x (Fig. 5a). A physical gas 
sensing memristor features a partially covered top terminal 
as shown in Fig. 5b to allow gas interaction with the 
semiconductor layer. The degree and direction of resistance 
change depend on the semiconductor material in the sensor 
as well as the subject gas. 
In this paper we assume that only the Ron region of 
a memristor gas sensor is exposed to gas and changes to 
Ro n Eff when exposed to gas, but without any change in 
the state variable. The region corresponding to Roff is not 
exposed to gas. The relationship between Ron and Ro n Eff 
for reducing gas is R�nEff = 1 + ACf3 and that for oxidising 
on 
. &1nEff_ - _l - [8]gas IS Ron - I+ACil 
1. Gas Sensor Models and Sensitivity: Let RL and RKr
be the initial and final resistances of a memristor gas 
sensor after exposure to Cppm of gas respectively. Based 
on the linear ion drift model, RL = Ron 5 + Roff ( 1 - 5)
and RKr = Ro n EffJ5 + RoffEff (1- 5) [8], [14]. Here, D
is the physical length of a sensor device and w is a 
region with a high concentration of dopants. Memristor gas 
sensors can also be modelled with non-linear memristive 
behaviour based on [15] as RL =Ron . e1r·(X-Xon)/(Xoff-Xon) 
and RKr = Ro n Eff. eAF·(X-Xon)/(Xoff-Xon). Here, A-1 = ln( �
ff),
R 
= 
AF = ln( R �:ff), X0n :::; x :::; Xoff. In this paper, we assume
that Xon = 8, Xoff = D, and x = D-w, i.e. these are tied to the 
physical dimensions of the devices and hence are unaffected 
by changes in gas concentrations. 
We define the relative gas sensitivity, S = IR�-/L 1 • In the 
proposed optimisation framework, we aim at ke�ping S � a 
measurable threshold. 
Detection of faults in the solar array is essential to prevent 2. Gas Sensitivity Under Process Variation and Wire
the system failure. We also examined the state change Resistance: In ideal memristor gas sensors we assume that 
behaviour of memristor for the faulty cells in the series process parameters such as w, D, etc., and Ron and Roff
configuration of four cells as shown in Fig. 3b. Table II are constants resulting in accurate and exact readings from 
shows time taken by the memristor to switch their state one sensor to another under similar conditions. However, 
from high resistance state to the low resistance state for owing to process variations in fabricated sensors the sensor­
the the number of faulty cells in this configuration. As the to-sensor accuracy can vary resulting in inaccuracies. To 
number of faulty cells increases the switching time of the cater for this, readings from an array of sensors is taken 
device increases. This time analysis of device in the array to improve accuracy [8]. We show in this paper that as we 
is helpful for finding the faults. This series configuration of increase the number of memristors in the array, the effects of 
PV cells allow the short circuit (SC) fault and ground fault process variation decreases. Ideally, we wish to keep as many 
in the array and can be found by the switching time of the memristors as possible in the array, however, this reduces 
memristor device. We can also find the number of faulty sensitivity due to wire resistance as well as increases power 
cells in the series configuration. If one of the cell has open consumption. Thus we propose an optimisation framework 
circuit (OC) fault in this configuration, the maximum output that will help sensor designers to decide the optimal number 
power will be zero and system will be failed. of memristors in a sensor array for a more realistic scenario. 
The effects of wire resistance is becoming more prominent 
as the technology nodes shrink [16]. To cater for this, we 
propose the memristor sensor array model as depicted in 
Fig. 6. The equivalent resistance is calculated using a fast 
dynamic programming based iterative algorithm for series­
parallel networks. 
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Fig. 5: (a) Structure of the TiO2-based memristor fabricated by 
HP Labs; (b) Structure of Memristor for Sensing Applications; (c) 
Variations in sensitivity with variations in process parameters w 
and D (Rw = Iµn, linear model). 
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Fig. 6: A memristive sensor array with wire resistance Rw. 
Fig. 5c shows the effects of process variation as well as 
wire resistance on sensitivity based on the linear model. 
Clearly, as the number of memristors is increased, the 
variations in sensitivity owing to process variation reduces. 
Also due to the wire resistance, the bell curves are shifting 
to the left, i.e. the mean sensitivity is decreasing as we are 
increasing the number of memristors. The results obtained 
with a non-linear model show similar trends. 
3. An Optimisation Framework: Clearly there are benefits
in an array of memristor sensors over a single memristor sen­
sor as demonstrated in Fig. 5c. Hence, we have the following 
optimisation problem-Given: (i) A maximum number of 
memristors, nRes; (ii) wire resistance, Rw ; (iii) variations 
in process parameters; (iv) maximum allowed variation 
in sensitivity; (v) an accuracy margin, ExpAcc; (vi) gas 
concentration, C; (vii) minimum measurable gas sensitivity; 
(viii) Ron and Roff , find out the minimum number of sensors
required to ensure that the maximum allowed variation is not
exceeded ( or at least remains within the accuracy margin, if
it is exceeded), while the sensitivity is at least as much as the
specified minimum ( or does not fall below the minimum by 
a specified margin). To this end, we present a fast heuristic 
optimisation algorithm. 
a) A Fast Heuristic Optimisation Technique: Let Ex­
pStDev and StDev be the expected maximum variation 
in sensitivity and the standard deviation of the different 
sensitivitiesely. A cost function ensures that the sensitivity 
is not less than ExpStDev-ExpAcc. The sensor architecture 
is considered to be as in Fig. 6. This approach is based 
on first estimating an upper limit (RightPtr) and lower limit 
(LeftPtr) by increasing the memristor count, n, exponentially, 
i.e. for n = l, 2, 4, 8, ... , m, where m � nRes. The limit is
set when ExpStDev lies within the StDevs for LeftPtr=n
and that for RightPtr=2 x n (a solution does not exist if the
ExpStDev<the StDev for RightPtr=nRes).
Once the limits are established, an optimisation 
step narrows the limits by repeatedly finding a 
median=round((LeftPtr+RightPtr)/2) (i.e. logarithmically). 
The Monte-Carlo simulation is carried out with each 
median. If the simulation results in StDev>ExpStDev, then 
the next median is considered from the upper half with 
respect to the current median; otherwise it is considered 
from the lower half. The optimisation step iterates with 
each median while the following is true: 
(LeftPtr <RightPtr) 
AND 
NOT((LeftPtr+ 12:RightPtr) AND (median==RightPtr)) 
Intermediate solutions are stored in hash tables for fur-
ther speedup. The algorithm terminates either with a so­
lution or fails if a solution does not exist under the 
given constraints. Computationally, this algorithm requires 
approximately flog2 ( nRes) l simulation runs to establish 
the limits. Once the limits are established, it requires a 
further 1log2(UpperLimit - LowerLimit)l simulation runs 
to find the solution/fail. Hence, the algorithm requires 
O(log2 ( nRes)) simulation runs. 
b) Power Optimisation: The cost function can be mod­
ified to ensure that the read power/current does not exceed 
a threshold, while considering StDev and mean sensitivity. 
The read power Pread = Vread X Iread (Watts), where Vread is 
the applied read voltage and Iread = vRead is the measurable 
read current for obtaining the effective ef:rray resistance Reff .
Reff is computed based on a fast iterative algorithm. Hence, 
for a given Vread we can compute Iread and Pread and ensure 
that these do not exceed a certain threshold. 
c) Applications in Sensor Array Optimisation: It is
known that the sensitivity increases with an increase in gas 
concentration, C [8]. Our further studies have also shown 
that the sensors demonstrate higher variations in sensitivity 
due to process variations at higher Cs. This implies that 
different Cs will result in different numbers of sensors with 
this technique. Hence, for practical applications in finding 
an optimal number of sensors, we propose to set C to a 
value which demonstrates maximum variation in sensitivity 
and apply these techniques to obtain the optimal number 
of memristors under predetermined constraints. This will 
ensure that at any other values of C the vanat10ns in 
sensitivities will remain within the specified limits. 
4. Experimental Results: The proposed algorithm was
coded and tested in MATLAB on a typical quad-core Intel i7 
processor based laptop computer with 16GB of RAM. The 
device models were verified in Spice (LT Spice) simulations 
to determine the upper and lower limits of parametric 
variations. 
As an example optimisation run, the algorithm was 
executed with the following parameters: nRes=l,000, 
number of iterations per Monte-Carlo simulation 
run= 10,000, ExpStDev=0.00002, ExpMean=0.0024, 
ExpAcc=0.000001, Rw = 10-6n, w/D = 0.5, maximum 
variation in w/D i.e. b.w/D = 0.0125, Ron = lO0n, 
Roff= 10,000Q, A= 4.2 x 10-4, B = l, C = 1,000ppm, 
GasType=Reducing, model=LinearModel. A simulation 
run of this algorithm appears in Fig. 5c. It reported a total 
of 108 sensors at an estimated StDev of 1.99822 x 10-5 
and mean sensitivity of 0.00416857, which are all within 
expected limits. This algorithm required approximately 14 
runs of Monte-Carlo simulation (logarithmic) and took 
only 4.9 seconds to complete. In contrast, an exhaustive 
technique where we incrementally tried out all memristors 
required 38.6 seconds to complete and reported the same 
result. We assumed the "Three-Sigma-Rule" for estimating 
limits on process variations. Table III shows the relative 
accuracy of the sensitivity boundaries (comers) as calculated 
vs the figures observed during simulations. 
TABLE III: Sensitivity Boundaries: Calculated vs Simulated. 
Memristors I 
1 
10 
100 
1000 
Mean I Calculated I Simulated I 
0.00416271 0.00333415 0.00341963 0.00499128 0.00493576 
0.00416828 0.00390692 0.00390795 0.0044296 0.00443419 
0.00416863 0.00408471 0.00410142 0.00425255 0.00424209 
0.00416823 0.00414182 0.00410142 0.00419464 0.00424209 
%Error 
2.49966 
-1.12493
0.0264562 
0.102377 
0.407361 
-0.24648
-0.0265055
-0.0892682
IV. LOGIC-IN-MEMORY WITH MEMRISTORS
Another interesting application of memristors is logic. 
Memristors can construct a logic gate with or without addi­
tional circuit devices. When memristors are used as switches, 
similarly to CMOS transistors, the operation is based on 
switching the resistance of the memristors according to the 
input voltages and by that changing the voltage at the output. 
In this type of circuits, the states of the memristors are 
complementary, i.e., one memristor is in Ron and the other in 
Roff. This logic technique, called Memristor Ratioed Logic 
(MRL) [17] is useful when memristors are integrated with 
CMOS logic, and offer a three dimensional extension to 
the logic circuits. Nevertheless, since the switching time of 
memristors is substantially slower than the delay of CMOS 
logic gates (nanoseconds versus picoseconds), MRL gates 
are much slower than CMOS logic. 
A different approach for memristive logic is to use the 
resistive state of the memristors as the input and output of 
the gate. This approach is called stateful logic [18], and is 
more suitable for in-memory computation. In stateful logic 
techniques, such as IMPLY [19] and MAGIC [9], the stored 
data in the memristive memory cells serve as the inputs and 
the resistance at the end of the computation is the output. The 
schematic of a MAGIC gate within a memristive crossbar 
array is illustrated in Fig. 7. This approach eliminate the 
external data movement, which is the primary bottleneck 
in modem computing systems, and by that substantially 
improve the performance and energy efficiency [20]. 
Fig. 7: Schematic of three MAGIC NOR gates within a memristive 
crossbar array. Each row performs an independent gate, where the 
bitlines connected to VG serve as the inputs of the gate, and the 
bitline connected to ground is the output of the gate. 
Using stateful logic, memristive crossbar arrays can be 
used not only as memory, but also as processing unit, 
enabling a unit called memristive Memory Processing Unit 
(mMPU) [21]. This unit is backward compatible with con­
ventional von Neumann architecture and can therefore be 
used as standard memory. In addition to that, mMPU can 
be used to process data, and a controller decides whether 
to compute or perform standard memory read/write oper­
ations. Since stateful logic operations can be performed 
concurrently on numerous rows (or columns) within a single 
memristive memory array [22], the mMPU may exhibit 
high throughput for selected applications, such as image 
processing, where mMPU outperforms different accelerators 
by 30 x to 300 x [21]. The system view of the mMPU is 
shown in Fig. 8. 
mMPU System 
CPU 
Control/Address Data 
mMPU 
Fig. 8: System view of the memristive memory processing unit 
(mMPU) in a non-von Neumann architecture. The mMPU gets 
commands from the CPU through the memory controller (MC) 
and its controller transfer it to in-memory operations (e.g., MAGIC 
NOR) performed within the memristive memory arrays. 
While single gate and small scale stateful logic have 
been demonstrated [23], [24], a large scale computation is 
still an open issue. Furthermore, the algorithms to support 
such computations, including how to efficiently parallelize 
the operations and map them into the memory, have been 
demonstrated only for specific tasks [22], [25], [26] or for 
limited parallelism [27]-[29], and a more holistic approach is 
still required. Another open issue is the programming model 
since such a non-von Neumann architecture requires a new 
model that can support both the von Neumann compatibility, 
as well as the processing in memory. 
V. CONCLUSIONS 
In this paper, we have elaborated three different use cases 
of memristive technology. Firstly, we presented a solar cell 
array health monitoring approach for potential fault detection 
solution for efficient testing of cells in the presence of faults. 
In this approach, we divide the array into segments such that 
any faults is detectable and the method has been validated 
through SPICE simulation. Secondly, using our mernristor 
gas sensor model, the initial and final resistances of each 
sensor under a gas concentration C is computed in the 
presence of process variation and wire resistance. In order 
to determine the number of mernristors to ensure a certain 
level of accuracy in sensitivity, a technique to optimise the 
sensor array based on an acceptable sensitivity variation and 
minimum sensitivity margin is presented. Also presented 
the accuracy of the comers within reasonable levels of 
observed values. Lastly, it is argued that memristors can 
construct a logic gate with or without additional circuit de­
vices. Also reviewed an approach that eliminate the external 
data movement, which is the primary bottleneck in modem 
computing systems, and this would substantially improve the 
performance and energy efficiency. 
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